In mobile computing and mobile communication applications powered by battery, the battery life is a premier concern. Leakage power loss is critical in CMOS VLSI circuits as it leaks the battery even when devices are in idle state. To reduce subthreshold leakage power as well as total power in CMOS logic gates and circuits a new circuit technique called LPSR Technique is proposed in this work. Earlier well known techniques for leakage reduction and state retention are compared with this technique. This technique reduces maximum amount of leakage power during deep sleep mode, maximum power reduction during dynamic (clocked) mode and has a provision of preserving state in low power sleep mode. All the circuits are designed, simulated and low power performance evaluation is done using 90nm CMOS technology files in Cadence Design Environment.
INTRODUCTION
The ongoing technology scaling has resulted in the use of lower power supply voltages for CMOS circuits which has an associated effect of lower threshold voltages to enhance performance. Since the channel length for successive technology generations is reducing, threshold voltage and gate oxide thickness are also being scaled down to keep pace with the performance. Lower threshold voltage results in exponential rise in leakage current because transistors cannot be switched off completely. For a CMOS circuit, the total power dissipation includes dynamic and static components. The components of static power dissipation are subthreshold leakage, junction leakage, gate oxide leakage, gate induced drain leakage, punch through leakage [1] , [2] .
In a CMOS transistor ideally current flows from Source to Drain, when V GS > V T . In real transistors current does not abruptly cut-off below threshold, but drops off exponentially as given by equation (1) . This sub-threshold leakage current for V GS < V T is given by In these equations I DS0 is current at threshold( dependent on process and device geometry), V T0 is the zero bias threshold voltage, γ -is the linearized body effect coefficient, η represents the effect of V DS on threshold voltage, n is the sub- [4] , Dual V T CMOS [5] , DRG Cache [6] , multiple power gating [7] , sleepy keeper [8] , VCLEART [9] , LECTOR [10] , GALLEOR [11] , Sleepy Pass Gate [12] , low leak stable SRAM [13] , ultra low leak and state retention for inverters [14] , are some of the techniques for leakage reduction. Each method has its own merits and demerits. Some techniques use dual V T transistors; high V T transistors to reduce leakage and low V T transistors to improve speed of operation in critical sections of the circuit. In this paper novel LPSR technique to reduce leakage power and total power in combinational circuits and data path elements is proposed, which makes use of single V T transistors in all parts of the circuit to achieve low leakage power during sleep mode of operation and lower total power dissipation .This paper is organized as follows: section 1 deals with introduction and related work. Section 2 deals with review of some well known published leakage reduction and state retention techniques. Section 3 proposes LPSR technique applied to gates and full adder. Simulation procedure and results are provided in section 4. Concluding remarks are given in section 5.
REVIEW OF EARLIER LOW LEAKAGE POWER TECHNIQUES
Some well known techniques for leakage reduction and state retention are reviewed in this section. The performance of our proposed LPSR technique with respect to leakage power during active and sleep modes of operation as well as total power dissipation are compared with these existing methods in Section 4. The LECTOR method [10] inserts two extra Leakage Control Transistors (a P-type and an N-type) within the gate, in which the gate terminal of each Leakage Control Transistor is controlled by the source of the other. GALEOR [11] technique reduces the leakage current flowing through the CMOS logic gate using stack effect. These two techniques have very good low leak operation but there is no provision of sleep mode of operation.
In SLEEPY-PASS GATE [12] approach two sleep transistors PMOS and NMOS are connected in parallel and inserted between Pull-Up and Pull-Down Networks of a CMOS logic gate to form a pass gate like structure. This has large power dissipation during pulsed operation. SLEEPY KEEPER [8] uses a PMOS transistor in parallel to NMOS sleep transistor in the pull down path and NMOS transistor in parallel to PMOS sleep transistor in the pull up path. The extra retention transistors are connected to the output so that during sleep mode the logic state is maintained, with high total power dissipation.
VCLEARIT [9] , Method uses a combination of NMOS and PMOS devices to achieve leakage reduction. This technique provides a logic low state during sleep mode unlike previous circuits. This technique cannot retain state during sleep operation.
PROPOSED LOW POWER STATE RETENTION TECHNIQUE
A novel power reduction technique is proposed in this work. This LPSR technique is applied to NAND and NOR gates and the data path element full adder. The Section 3.1 deals with logic gates and Section 3.2 gives the application to full adder.
Logic Gates
The LPSR technique makes use of a pair of NMOS and PMOS transistors in the pull up and pull down paths of the CMOS circuit. General block diagram as well as schematics of LPSR NAND and NOR gates are as shown below. 
Data Path Element: Full Adder
The LPSR Technique is applied to full adder. The performance is compared with full adder using the sleepy keeper technique. The schematic of the circuit is given below. 
SIMULATION AND RESULTS
All the gates are designed, simulated and functionality verified using 90nm CMOS technology files in Cadence Design Environment. We have used single V T transistors in all designs to show the performance benefits and comparison of different techniques. These techniques are applied to both NAND and NOR gate as representative combinational circuits. The operation of gates is verified for all input combinations. Static power for all input combinations during active and sleep (idle) mode as well as total(dynamic) power during clocked operation are all measured using cadence tools. Table 3 provides comparison of the total power dissipation of all the NAND and NOR gates during pulsed operation. For pulsed operation, transition period is taken as 2 us duration and all the gates are controlled by the sleep signals of same pulse width and period for the sake of comparison. Long sleep or inactive is also introduced to observe the performance during sleep period. Table 4 provides leakage power during active and sleep mode as well as total power dissipation for a full adder using sleepy keeper and LPSR technique. 
CONCLUSION
During active mode of operation LECTOR and GALLEOR techniques provide maximum leakage reduction. But they suffer from the absence of sleep mode of operation and result in maximum power dissipation during pulsed operation. The sleepy keeper approach though maintains state during sleep mode at reduced levels results in large power dissipation during pulsed operation because the output terminal is permanently connected to leakage control circuit and there is no deep sleep state. The other techniques have intermediate results. The proposed LPSR technique has active mode static power on par with other sleepy techniques and the least static power during deep sleep state and good state retention at low power. This technique has least total power dissipation during pulsed operation. Since single V T transistors are only used in all the designs to achieve ultra low power operation, the novel technique provides new choice to the designers of low power VLSI circuits.
